我們的研究主題是類比及混合信號電路, 實驗室在交大工五館918. (碩班新進生諮詢, 常見問題請參考這裡)
-
High-Resolution Data Converters
-
delta sigma ADC & DAC, and hybrid.
-
-
High-Speed Data Converters
-
SAR , pipelined, pipelined-SAR, and time-interleaved.
-
-
Sensor Interface & Read Out Circuit
-
temperature to digital converters, capacitance to digital converters.
-
instrumentational amplifier and precision circuit techniques (chopper, auto-zero, correlated double sampling)
-
-
Switching power converters and class-D audio amplifier
-
Wirelined transceivers, phase-locked loop, and time to digital converters
-
其餘的相關研究主題, 請先到工五館 918 詢問研究生. 近期部份研究成果, 如下所列, 或是參考我們的論文發表.
-
大學部的專題題目, 可以參考我們的新進研究生培訓課程, 或是先到工五館918詢問研究生.
![]() |
A 99.4-dB SFDR 91.9-dB DR 100-kHz BW Continuous-Time Incremental Delta Sigma ADC with a Noise-Shaping SAR Quantizer and a Passive Input Feedforward Stabilization Path IEEE Transactions on Circuits and System-I (TCAS-1), 2025 2024 IEEE Custom Integrated Circuits Conference (CICC) |
![]() |
A 10-MHz BW 70.3 dB SNDR Continuous-Time Incremental Delta Sigma Modulator with PI Integrator for FMCW Systems 2025 IEEE VLSI TSA |
![]() |
A 105 dB-A (A-weighted) Dynamic Range Delta Sigma ADC for Digital MEMS Microphone Interfaces
|
![]() |
A 101-dB SFDR 98.5-dB DR 20-kHz BW Continuous-Time Incremental Delta Sigma ADC with FIR DAC and Robust Reset Timing for Sensor Interfaces 2024 IEEE VLSI-TSA |
|
A Resistor-Based High-Resolution Temperature-to-Digital Converter 2024 IEEE VLSI-TSA |
![]() |
A Multistep Multistage Fifth-Order Incremental Delta Sigma Analog-to-Digital Converter for Sensor Interfaces IEEE Journal of Solid-State Circuits (JSSC), Nov. 2023 IEEE Asian Solid-State Circuits Conference (ASSCC), 2022 |
![]() |
A 100.2-dB DR 96.6-dB SNDR 1-kHz BW Multi-Step Incremental Delta Sigma Analog-to-Digital Converter with a Single Opamp and Two-Capacitor SAR Extended Counting IEEE Transactions on Circuits and System-I (TCAS-1), July 2021 |